

Networking Abstractions for Modern Heterogeneous Systems

Dario Korolija Systems Group, Dept. of Computer Science, ETH Zurich



Introduction...

- Scpecialized hardware becoming a reality
 - Amazon, Microsoft, Google, Alibaba, Intel, AMD ...



SCALAR ENGINES	ADAPTABLE ENGINES	INTELLIGENT
MAN CONTENTS APPELLATION PROCESSION PROCESSION REAL TIME REAL TIME REAL TIME	VERSAL [™] ADAPTABLE HARDWARE	DSP ENGINES
PLATFORM MARAGEMENT CONTROLLER	PROGRAL PLANELE METWORK ON CH	
	нвм	

AMD Versal



Google TPU



Microsoft Catapult

2 x ThunderX DDR4 DIMMs 2 x ThunderX 40Gb/s Ethernet 3 x ThunderX NVMe Baseboard Marvell Cavium CPU Management ThunderX-1 CN8890-NP Controller 4 x FPGA QSFP28 4 x ThunderX SATA (16 x 25Gb/s) 2 x ThunderX DDR4 DIMMs FPGA PCle 16x 2 x FPGA DDR4 DIMMs ThunderX PCIe 8x Xilinx XCVU9P FPGA FPGA FMC connector 2 x FPGA DDR4 DIMMs







Microkernel for FPGAs

Hybrid computing system

- Plenty of research, focused on individual functionalities only
- Coyote provides a complete minimal core set of essential features on which further services can be used

Interdependence





Jiacheng Ma"	Gefei Zuo* Kevin Loughlin* Xi Abel Mulugeta Eneyew ³ Zhengwei Qi ¹ versity of Michigan ³ Hong Kong University hanghai Jiao Tong University ³ Addis Ababa	aohe Cheng [§] Yanqiang Liu [†] Baris Kasikci [*] of Science and Technology Institute of Technology					
ract provider inter FPGM inter PFGM inter PF	Altpartie Sharing, Protection, a Ahmed Khi ¹ The Universi ² The Universi ² The Universi Cood provider such as Au Degran to Support on-demand	ris Badeblaney (PER Padem In And Compatibility for AMORPHOS weight, Joshua Landgraft, Christer Schlautz, or of Texas at Autin and VM	Reconfigurable Fabric with Robith Prakash ¹ , angler J. Rosbach ¹ <i>unar Research Group</i>				
nds OP teference g Ma. Get el Mulagi	cloud, and handware vendoes wi processors. At the same time, r such as 3D stacking, through- FinFETs have greatly increases sive parallelism of current FPt extremely large applications.	The Feniks Jiansong Zh	eniks FPGA Operating System for Cloud Computing ansong Zhang ¹ Yongqiang Xiong ¹ Ningyi Xu ¹ Ran Shu ¹¹ Bojis Li ¹¹				
sion to mak al or classroo or distributed	simultaneously as well. System support for FPGAs,		Peng Cheng [*] Guo Chen [*] Thomas Moscibroda [*] [§] Microsoft Research [†] Tsinghua University [‡] USTC				
ice and the f sork owned! ulit is permit	Unlike software, where resour ited to simple dimensions of co	(jiazhan	g,yqx,ningyixu,v-ranshu,v-bojli,pengc.guoche,moscitho)@microsoft.co	m			
tribute to list sions from p	FPGAs provide a multi-dime known as the FPGA fabric: 1	ABSTRACT Driven by explosive of	EC2 instances mounting multiple FPG.	As to cloud users [2]:			
Copyright h	units, memories, and I/O can a ing to spatial constraints on B	down of Moore's law, FPGAs into datacesta					
@N 978-1- loi.org/10.1	stacks either support only a sing	eration. In this paper,					
	signs cannot efficiently support	ment in datacenters. X	A Cloud Scale Acce	laration Architecture			
	size of the largest slot places a cation size, and oversized slot	FPGA accelerators, so underlying hardware d	A Cloud-Scale Acce	leration Architecture			
	resources and reduced concurn	(1) development and	Adrian M. Caulfield Fric	Chung Andrew Putnam			
	user FPGA logic in morphable.	server's resource like	Hari Angepat Jeremy Fowers Michael H	laselman Stephen Heil Matt Humphrey			
	phlets provide isolation and pr	(3) an FPGA resource acenter. We implement	Puneet Kaur Joo-Young Kim Daniel I Michael Broomishael Lies Woods Site	Lo Todd Massengill Kalin Ovtcharov			
	of software processes. Morphlet	Catapult Shell and Alt	Michael Papamichael Lisa woods Sita	ram Lanka Derek Chiou Doug Burger			
	altering their deployed form b ments and availability. To built	sible and efficient. As	Microsoft 6	Corporation			
	provide a parameterized hardw	can share an FPGA ch					
	external resource requirement	1 INTRODUCT	Abstract-Hyperscale datacenter providers have struggled to	number of configurations, or whether it is most cost-effective			
	external resource requirement for parameter pack, general matriplexes Morphiers on the matriplexes Morphiers on the	Drives the explosition of the explosition of the down of Modern's line. Here in intervents in events the second s	<text><section-header><section-header><text><text></text></text></section-header></section-header></text>	Interest of comparisons, or where it is must over encourse in the encry weaked brench is display the accelerate and its part of severe displayment if filming. It is a severe the severe the severe the severe the severe of the interest weak of the severe the severe the severe of the severe the programmatic severe the severe of the severe the programmatic severe the sever			

Coyote System Architecture

- Microkernel for FPGAs
 - Multiple isolated untrusted vFPGAs
 - Spatial and temporal sharing (PR)
 - Dynamic reconfiguration (scheduler)
 - Virtualized memory
 - Unified memory (HMM)
 - HBM and DRAM striping service
 - Shared TCP/IP service
 - Shared RDMA service
 - Unified logic interface -> portability
 - RTL and HLS support
 - Runs on u50, u200, u250, u280, u55c, vcu118, Enzian







- Open source TCP/IP stack
- Added support for shared functionality between all applications running within an FPGA





Coyote RDMA stack

- Open source RDMA stack (UC, RC)
- RDMA over Converged Ethernet (RoCE v2)
- Implemented on top of UDP/IPv4/IPv6 (far lower overhead than iWARP)
- InfiniBand (IB) transport packets over Ethernet (READ, WRITE, SEND)



https://docs.nvidia.com/networking/display/WINOFv55053000/RoCEv2



Coyote RDMA advantages

- Bypasses kernel space
- Zero-copy data movement
- Cheap pipelined processing (directly on the NIC)



7



Coyote sw

- ✤ Layered parallelization potential
- User space abstractions
 - <u>cSched</u> Coyote scheduler, reconfiguration controller
 - <u>cProc</u> Coyote process, multiple can run within a single vFPGA
 - <u>cThread</u> Coyote thread, multiple can run within a single *cProc*. Task level parallelism
 - <u>cTask</u> Coyote task, arbitrary user variadic function executed by *cThreads*
 - <u>cService</u> Coyote library daemon, background service, UDS for IPC

```
.
.
.
/**
 * Open a Unix Domain Socket and send a decrypt_and_compress task request
 * This is the only place of interaction with Coyote
 */
cLib clib("/tmp/coyote-daemon-vfid-0);
clib.task({opDecryptAndCompress, {mem, size, key}); // blocking
```







- Github: <u>https://github.com/fpgasystems/Coyote.git</u>
- Internal and external users
- Example designs (perf. runs, rdma, tcp/ip, rpc, hbm, dram, services)
- ✤ Documentation ...



Coyote Current Work

- Virtualization can we pull vFPGAs all the way to VMs layer?
 - Virtual Function I/O (VFIO) Mediated devices





Coyote

Current work

- Nested reconfiguration (*Nested-DFX*)
 - > <u>Static</u> layer
 - Service layer
 - > <u>Dynamic</u> layer
 - Application layer









Advantages of the system

- Networking advantages:
 - Streaming interfaces:
 - Kernel invocation overhead XRT~50us, Coyote: ~1-1.5us
 - ✤ RDMA





Farview **Motivation**

- I/O overheads main bottleneck •••
- More and more data in local DRAM •
- ** Excessive data movement
- Memory capacity limitations **

Disaggregation of oburgmapeuten dreet orrange and storage

Compute nodes Amazon Redshift cluster Filtered & aggregated results High speed networking Sub query Parallel execution **AQUA layer CPU** Compute **AQUA** nodes Nodes scale-out AWS-designed architecture analytics processor **CPU** High speed networking **CPU** Amazon S3 Durable storage DRAM Smart CPU DRAM https://aws.amazon.com/blogs/aws/new-aqua-advancedequerry-accelerator-for-ama Nodes





- FPGA-based smart NIC making DRAM available as a pool of network attached memory accessible on demand over high performance RDMA network.
- Performs line-rate query processing with minimal overheads
- Farview is a disaggregated buffer cache with operator pushdown capabilities





Farview

Overview

- Farview addresses inefficient data movement and memory capacity limitations
- Consider the following queries:

SELECT T.a, Sb	SELECT Rd, Sb
FROMT, S	FROM R, S
WHERE T.id = Sid	WHERE Rid = Sid
ANDT.c > 50 AND Sd < 2012;	ANDRa = 3.14 ANDSa <> 2020;

Farview centralizes the buffer cache and performs operator pushdown



Farview Example

processing in Farview, simple RDMA READ operation:



AES decryption on the same data as it is being read:





Farview Example





Farview

Architecture

- Several components needed:
 - DRAM (HBM)
 - Memory controllers
 - Memory management unit
 - Network stack
 - Mechaniscm for concurrent access
 - Stream processing capacity
 - Mechanism to swap operators
- Three distinct layers
 - Operator stack
 - Memory stack
 - Network stack





Farview Operator stack

- Operator stack split into multiple isolated dynamic regions that operate concurrently
- > Operator pipeline can execute a set of queries



A single dynamic region and interfaces:





Farview Operators





- Operator pipeline
- Farview currently supports a range of operators (row store):
 - Projection operators (smart addressing, projection)
 - Selection operators (selection, regex, vectorized selection)
 - Grouping operators (distinct, group by)
 - System operators (encryption/decryption, parsing, packing)

Farview Memory stack

- Implements the actual memory buffer pool
- > Organized into multiple channels
- Interleaving abstraction to aggregate the bandwidth
- Can process data at higher rates than the available network bandwidth







Memory stack architecture:

Farview Network stack

- Manages all external connections and requests for all concurrent accesses
 - Supports RoCE v2 at 100Gbps
 - > Open source network stack^[2]
- Special Farview verb based on InfiniBand SEND for query requests
- Comparable latencies to one-sided RDMA verbs

DRAM Memory Stack DR-1 DR-2 ••• DR-N Operator Stack Network Stack

Network stack architecture:



[2] **StRoM**: Smart Remote Memory, EuroSys '20 David Sidler, Zeke Wang, Monica Chiosa, Amit Kulkarni, Gustavo Alonso

ETH zürich



Farview

Programmatic Interface

- High level data API covering both the
 critical path operations and
 connection management operations
- Written in C++
- Intended to be used by Farview query compiler.

- bool openConnection(Qpair *qp, Fview *node);
- bool loadPipeline(Qpair *qp, int32_t opid);
- void tableRead(Qpair *qp, Ftable *ft);
- void tableWrite(Qpair *qp, Ftable *ft);
- ...
- void farView(Qpair *qp, Ftable *ft, uint64_t *params);
- void select(Qpair *qp, Ftable *ft, uint64_t *proj_flags, uint64_t *sel_flags, float predicate) {

```
farView(qp, ft, params);
```



...

}



- Farview supports a range of FPGA data center cards (Alveo u50, u55c, u200, *u250*, u280, Enzian)
- Low resource usage:

Configuration	CLB LUTs	Regs	BRAM tiles	DSPs
6 regions	24%	23%	29%	0%
Operators (per dynamic region)	CLB LUTs	Regs	BRAM tiles	DSPs
Projection / Selection	< 1%	<1%	0%	0%
Regex engine	2.3 %	< 1%	0%	0%
Distinct / Group by	2.1%	1.3%	8%	0%
En(de)cryption	3.6%	< 1%	0%	0%
Packing / Sending	< 1%	< 1%	0%	0%



Farview Benchmarks

- Selection performed across different selectivity levels
- Farview outperforms two baselines (traditional database, remote memory) across different selectivity levels

Response times for selection queries with 100%, 50% and 25 % selectivity, respectively:





Farview

ETH zürich

Systems@ETH zuric

Distinct, Group by, Group by (sweep by n. of distinct el.) **



Regex and concurrent queries (3x) •••







- Operator pipelines can be swapped during *runtime* without affecting the integrity of the system
- Gives Farview a much needed flexibility in comparison to traditional accelerators
- Swap time in the order of milliseconds:



size of the region (% of the FPGA)



27



Farview Current work

- ✤ Additional operators ...
- Interaction with the storage layer (deduplication ...)
- ✤ Scale out ...
- Serverless (end-to-end latencies in s range)
- Proper database frontend (Modularis)



What about the vFPGA?

HDL ... (SVerilog, VHDL, HLS, OpenCL ,...)







Modularis + Farview

- 2 Master thesis projects
- Stream-dialect => Coyote-CIRCT (*https://github.com/fpgasystems/Coyote-CIRCT.git*)





Questions?

