





EFCL Workshop A RISC-V Vector-Processor for High-Throughput Multidimensional Sensor Data Processing

17.08.2023

Matteo Perotti mperotti@iis.ee.ethz.ch

**PULP Platform** Open Source Hardware, the way it should be!



@pulp platform pulp-platform.org youtube.com/pulp platform

## The curious case of Vector Processors



# Single-Instruction, Multiple-Data (SIMD) processor

## SCALAR CORE

- One instruction One Operation
  - BW and Power on the I-MEM
- RF size is usually fixed
  - One data element per entry
  - Too small for highly-intensive WL
    - BW and Power on the D-MEM





## SIMDCORE

- One instruction Multiple operations
  - Lower BW and Power on the I-MEM
- RF size is larger
  - Multiple data elements per entry
  - Better buffering, exploit locality
    - Lower BW and Power on the D-MEM



# Vector Processors – A flexible and efficient choice

## SIMDCORE

- Vector Length (VL) encoded in the instruction!
  - Support new VL? Extend the ISA!
    - e.g., add128, add256, ...
  - RF is not flexible



- Programmable VL
  - VRF size decoupled from DP width







# Only Fugaku?

### • Intel

- From SSE to AVX
- Arm
  - From NEON to SVE (powering FUGAKU), SVE2, Helium
- RISC-V
  - V extension

Rank	System	Cores	Rmax (PFlop/s)	Rpeak (PFlop/s)	Power (kW)
1	Frontier - HPE Cray EX235a, AMD Optimized 3rd Generation EPYC 64C 2GHz, AMD Instinct MI250X, Slingshot-11, HPE D0E/SC/Oak Ridge National Laboratory United States	8,730,112	1,102.00	1,685.65	21,100
2	Supercomputer Fugaku - Supercomputer Fugaku, A64FX 48C 2.2GHz, Tofu interconnect D, Fujitsu RIKEN Center for Computational Science Japan	7,630,848	442.01	537.21	29,899
3	LUMI - HPE Cray EX235a, AMD Optimized 3rd Generation EPYC 64C 2GHz, AMD Instinct MI250X, Slingshot-11, HPE EuroHPC/CSC Finland	1,110,144	151.90	214.35	2,942

[1] Fugaku supercomputer at SC19. FUJITSU Supercomputer PRIMEHPC FX1000 Rack Ray sonho @ Open Grid Scheduler / Scalable Grid Engine - Eigenes Werk CC BY-SA 4.0







# **RISC-VVISA - A long journey**

- Early draft in 2015
- Years of refinment. Frozen in end 2021.
- Known programming model
- Comprehensive ISA (+300 instructions)
  - VRF setup instructions (VL, element width, ...)
  - Arithmetic instructions (int, fixpt, fp)
  - Memory operations (unit-stride, strided, indexed)
  - Predicated execution (masks)
  - Permutation instructions (slide, reorder) Vector length agnostic – High reusability!





# **EFCL Project Overview**

## Duration - 24 months

- Start: 03/21
- End: 03/23

## Starting point

- 1. AraV1 (RISC-V V draft v0.5)
- 2. Peak performance/efficiency on matmul and conv2d for long vectors

## Goals

- 1. Expand benchmark pool with heterogeneous applications for high-dimensional workloads
- 2. Update Ara from RISC-V V v0.5 to the most recent RISC-V Vector ISA (v0.9)
- 3. Develop uArchitecture to improve IPC, Performance, Energy Efficiency
- 4. Address coherence problem between Ara and Ariane
- 5. HW/SW interface mixing intrinsics, hand-optimized macros, vector compilation







# EFCL Project Timeline, WPs, Milestones

### Year 1

- WP1: Workload analysis and benchmarking Select and implement key application kernels
- WP2: uArch design and exploration of instruction extensions
  - Develop the new micro-architecture compliant with RVV 0.9 (then RVV 1.0) Evaluate HW cost of ISA extensions to speed up key application kernels

Milestones: workload and benchmark analysis, version 0.1 of Ara2 with performance profiling

### Year 2

- WP3: uArch opt and implementation Optimize and implement microarchitecture Target frequency in the GHz range Emphasize scalability and high energy efficiency PPA of the resulting design
- WP4: design space exploration, sw environment, open-source release Verify the design Provide Software support Open-source release of HW and SW

Milestones: version 1.0 of Arav2 with instruction extensions and PPA analysis, open source release of HW and SW



## **EFCL Project Execution**

Bi-weekly meetings

Rationale for SW selection

- Discussed with **companies**, as representative of the target computation
- Not too complex to ease vectorization, analysis, and insights
- From RiVEC RVV benchmark suite too, to have comparable results
- Stress different datapath units of Ara

Project WPs were mainly overlapped:

- Specs update (to 0.9, then to 1.0) and new features require iterations on the physical implementation
- Benchmarks required HW fixes and modifications, which require new iterations on the implementation
- Verification done throughout the project, when adding new instructions, new benchmarks

The **software ecosystem** evolved throughout the project (compilers, simulator, V intrinsics, ...)

• Updates needed to guarantee a high-quality open-source distribution



# **RISC-VVISA - A long journey**

- Early draft in 2015
- Years of refinment. Frozen in end 2021.
- Known programming model
- Comprehensive ISA (+300 instructions)
  - VRF setup instructions (VL, element width, ...)
  - Arithmetic instructions (int, fixpt, fp)
  - Memory operations (unit-stride, strided, indexed)
  - Predicated execution (masks)
  - Permutation instructions (slide, reorder) Vector length agnostic – High reusability!



## Ara System – High-Level View









• Scalar core: CVA6







- Scalar core: CVA6
- Vector core: Ara









- Scalar core: CVA6
- Vector core: Ara •
- Same AXI interconnect









- Scalar core: CVA6
- Vector core: Ara
- Same AXI interconnect
- Parametric number of Lanes
  - Each lane contains:
    - FPU, ALU (computation)
    - Chunk of the VRF (buffering)









- Scalar core: CVA6
- Vector core: Ara
- Same AXI interconnect
- Parametric number of Lanes
  - Each lane contains:
    - FPU, ALU (computation)
    - Chunk of the VRF (buffering)







# Ara System – The Lane

- Computational heart
  - One 64-bit SIMD FPU/lane
  - One 64-bit SIMD ALU/lane
- Keep a chunk of the VRF
- Maximize locality
  - Element 0 remains in lane 0
  - Minimize inter-lane communication
- VRF in-lane reads/writes



## 16 Lanes: 32 DP-FLOP/Cycle – 128 HP-FLOP/Cycle!





## Ara System - The Lane

- Modular VRF
- 4 KiB/lane
- 8 SRAM banks/lane
- Operand queues
  - Amortize VRF bank conflicts



## VRF Chunk (4 KiB)









- Scalar core: CVA6
- Vector core: Ara
- Same AXI interconnect
- Parametric number of Lanes
  - Each lane contains:
    - FPU, ALU (computation)
    - Chunk of the VRF (buffering)







- Scalar core: CVA6
- Vector core: Ara
- Same AXI interconnect
- Parametric number of Lanes
  - Each lane contains:
    - FPU, ALU (computation)
    - Chunk of the VRF (buffering)
- Memory coherence







- Scalar core: CVA6
- Vector core: Ara
- Same AXI interconnect
- Parametric number of Lanes
  - Each lane contains:
    - FPU, ALU (computation)
    - Chunk of the VRF (buffering)
- Memory coherence
- Non-speculative interface









# Ara System – Working principles

## CVA6 and Ara work in tandem!







## Ara System – Scalar instructions







## Ara System – Scalar instructions

Commit CVA6 ID ΕX Scalar Issue rs1 rs2 id L1 caches Memory PC | IF Scalar ordering Instruction 1\$ ALU FPU Prelim. vector D\$ decoder Accelerato Non-speculative Commit dispatcher reg resp Memory Interconnect Coherence 🕇 req ..... A Invalidation resp signal signals LANE VU1.0 AXI Dispatcher invalidation Operand Lane VLSU (decode + V CSRs) filter Requester Sequencer Comman Arbiter ADDRgen Operation Sequencer Ĩх VFUs ••• VRF req VLDU xBar (PEs-banks)  $\rightarrow$ VRF chunk VSTU SLDU MASKU 8 SRAM banks ¥  $\times$ xBar (banks-opQueues) Legend VRF Ü Reductions VRF Masks VRF Reduction support Lanes access access Shuffle or VMFPU VALU L(n-1) L2 L1 L0 Deshuffle . . . Exception Reductio VFUs checks support



Scalar execution – CVA6









- Commit CVA6 ID Scalar ΕX Issue 1<u>5</u> 152 L1 caches Memory PC | IF Vector orderina Scalar ISSUE STALL LSU decoder Instruction 1\$ ALU FPU Prelim. vector D\$ decoder Š Accelerator Non-speculative Commit dispatcher reg resp Memory Interconnect ..... Invalidation Coherence signal signals resp LANE VU1.0 AXI Dispatcher invalidation Operand Lane VLSU (decode + V CSRs) filter Requester Sequencer Comman Arbiter ADDRgen Operation Sequencer Ĩх VFUs ••• VRF req VLDU xBar (PEs-banks)  $\rightarrow$ VRF chunk VSTU SLDU MASKU 8 SRAM banks ¥  $\times$ xBar (banks-opQueues) Legend VRF Ü access 「「「」 Reductions VRF Masks VRF Reduction support Lanes access access Shuffle or VMFPU VALU L(n-1) L2 L1 L0 Deshuffle . . . Exception Reductio VFUs checks support
- Vector instruction dispatch





- CVA6 ID Commit Scalar ΕX Issue L1 caches Memory PC | IF Vector orderina Scalar ISSUE STALL LSU decoder Instruction 1\$ ALU FPU Prelim. vector D\$ decoder Š Accelerato Non-speculative Commit dispatche reg resp Memory Interconnect Invalidation Coherence signal signals LANE VU1.0 AXI Dispatcher invalidation Operand Lane VLSU (decode + V CSRs) filter Requester Sequencer Comman Arbiter ADDRgen Operation Sequencer Ϊ× VFUs ••• VRF req VLDU xBar (PEs-banks)  $\rightarrow$ VRF chunk VSTU SLDU MASKU 8 SRAM banks ← ; ¥  $\times$ xBar (banks-opQueues) Legend VR ΠĹ 「「「」 Reductions VRF Masks VRF Reduction support Lanes access access Shuffle or VMFPU VALU L(n-1) L2 L1 L0 . . . Deshuffle Reductio Exception VFUs checks support
- Vector instruction dispatch
- Top of the scoreboard
- Non speculative!







- CVA6 ID Commit Scalar ΕX Issue L1 caches Memory PC IF Vector orderina Scalar ISSUE STALL LSU decoder Instruction 1\$ ALU FPU Prelim. vector D\$ decoder Š Accelerato Non-speculative Commit dispatche reg resp Memory Interconnect Invalidation Coherence signal signals LANE VU1.0 AXI Dispatcher invalidation Operand Lane VLSU (decode + V CSRs) filter Requester Sequencer Comman Arbiter ADDRgen Operation Sequencer Ϊ× VFUs ••• VRF req VLDU xBar (PEs-banks)  $\rightarrow$ VRF chunk VSTU SLDU MASKU 8 SRAM banks ← ; ¥ xBar (banks-opQueues) Legend VR ΠĹ ΠΠ Reductions VRF Masks VRF Reduction support Lanes access access Shuffle or VMFPU VALU L(n-1) L2 L1 L0 . . . Deshuffle Exception Reductio VFUs checks support
- Vector instruction dispatch
- Top of the scoreboard
- Non speculative!
- Ara answers back







Vector

Instruction

- Vector instruction dispatch
- Top of the scoreboard
- Non speculative!
- Ara answers back
- No exceptions? CVA6 commits









Scalar

Instruction

- Vector instruction **dispatch**
- Top of the scoreboard
- Non speculative!
- Ara answers back
- No exceptions? CVA6 commits
- Ara executes the instruction







## Ara

- Dispatcher (decode + CSRs)
- Sequencer (issue + hazards)
- Private VLSU (vload + vstore)
- Slide Unit (permutations)
- Mask Unit (predication)







## Ara

- Dispatcher (decode + CSRs)
- Sequencer (issue + hazards)
- Private VLSU (vload + vstore)
- Slide Unit (permutations)
- Mask Unit (predication)
- Lanes (computation + VRF)



Parametric number of lanes! From 2 to 16







## Ara VRF

Ara 4 Lanes VRF Size: 16 KiB Split among the lanes!











## VRF – Monolithic vs. Split









34

LaneL

xbar

xbar

VRF chunk

bB

## Ara VRF

- Vector with 8 elements
- 2 Byte/element







## Ara VRF



- Vector with 8 elements
- 2 Byte/element


### Memory (outside Ara)

B15	B14	B13	B12	B11	B10	B9	B8	Β7	B6	B5	Β4	Β3	B2	B1	BO
H1	но	G1	GO	F1	FO	E1	EO	D1	DO	C1	C0	B1	во	A1	A0






- Vector with 8 elements
- 2 Byte/element



B15	B14	B13	B12	B11	B10	B9	B8	Β7	B6	B5	Β4	Β3	B2	B1	BO
Н1	но	G1	GO	F1	FO	E1	EO	D1	D0	C1	C0	B1	во	A1	A0







Β3

B1

B2

B0

B1

A1

BO

A0



2 Byte/element



#### v0 (VRF, inside Ara)





64B

64B

64B

vld v0, (Memory)

64B

2







2 Byte/element













2 Byte/element













2 Byte/element













2 Byte/element













2 Byte/element

















L3

44

D1

D0







45





vld v0, (Memory)

2 Byte/element







 $\Omega$ 





Vector with 8 elements

vld v0, (Memory)

2 Byte/element





### v0 (VRF, inside Ara)





 $\Omega$ 











L3

48

D0

# Differences between Ara1 and Ara2

- Specs update (RVV0.5 -> RVV1.0)
  - New VRF layout
  - Mask Unit
  - New insn encoding
- Reshuffling support
- Fixed-point support
- Int + FP reductions
- Barber's pole
- CVA6 more agnostic on V
- Coherence/ordering protocol









RVV 0.5



#### RVV 1.0



Polymorphic encoding Compact ISA, harder decoding

Monomorphic encoding Longer ISA, easier decoding





# instruction CVA6 was not vector agnostic -

From Ara1 to Ara2 – ISA update

• V-decoder in CVA6

#### RVV 1.0

**RVV0.5** 

•

• Easier to decode instructions

Need for VRF state to decode

- CVA6 needs only minimal information to process V instructions
- Push V-related hardware in Ara!













Reg enable/length modified at runtime Data-type per register

Constrained VRF setting Data-type agnostic





- Simpler VRF configuration
- VRF configuration is now static
- 32 vector registers, but they can be merged in groups of 2, 4, 8 registers (LMUL parameter == 2, 4, 8)
- Interpret vector registers depending on SEW (singleelement width) only









Need for a dedicated unit that packs-unpacks mask bits - MASKU





54

- Some units access the whole VRF
- Each unit is **connected to all the lanes** (in and out)
- All-to-all connected units:
  - VLSU
  - SLDU
  - MASKU (new!)
- All-to-all connected units complicate
  rounting









# Coherence/ordering protocol

#### Before

- No hardware solution
- Need for software fences

#### Memory Ordering

- If vector store is ongoing block scalar loads/stores
- If scalar store ongoing block vector loads/stores
- If scalar/vector load is ongoing block vector/scalar stores

#### Cache coherence

 Invalidate scalar cache lines upon vector store









# ETHZÜRICH () ALMA MATER STUDIORUM

# Vector Reductions

#### Before

• No vector reductions

### After the update

- Integer reduction
- Floating-Point (FP) reduction
- Ordered FP reduction







١.

vs1





vs2	sO	-	-	-	-	-	-	-	-	-	-	-
vd	rO	_	-	-	_	_	_	_	_	_	_	_

e5

e6

e4

e7

e9

e8

e10

e11

e1

e2

e3

### **Vector Reductions**

e0





Example: vredsum vd, vs1, vs2







Example: vredsum vd, vs1, vs2





# Vector Reductions – Intra-lane phase start















ALMA MATER STUDIORUM Università di Bologna







ALMA MATER STUDIORUM Università di Bologna











ALMA MATER STUDIORUM Università di Bologna











# Vector Reductions – Intra-Lane phase end



# Vector Reductions – Inter-Lane phase start



























temp01 = temp0 + temp1




































### Vector Reductions – Inter-Lane phase end







### Vector Reductions – SIMD phase start





ALMA MATER STUDIORUM Università di Bologna





- Reduce the 64-bit packet of N elements
- Example: four 16bit elements
- log2(N) operations for N sub-elements
- Example: log2(4) =
  2 operations

ALMA MATER STUDIORUM Università di Bologna









- Reduce the 64-bit packet of N elements
- Example: four 16bit elements
- log2(N) operations for N sub-elements
- Example: log2(4) =
  2 operations



**First operation** 





Laboratory





## Vector Reductions – SIMD phase end

- Reduce the 64-bit packet of N elements
- Example: four 16bit elements
- log2(N) operations for N sub-elements
- Example: log2(4) =
  2 operations

ALMA MATER STUDIORUM Università di Bologna

**ETH** zürich









## Floating-point reductions?

- FPUs are pipelined! Pipeline levels (R) depend on SEW
- Wait R cycles before a new operation?
- Trick: use pipeline registers to store partial accumulators
- In the end: final round of accumulation
- Intra-Lane reduction latency

 $\frac{N}{L} + R \times (1 + \log_2[R]) - ([R] - R)$ 

• For R power of 2 (superlinear)  $\frac{N}{L} + R \times (1 + \log_2(R))$ 













## Verification and Software Eco-System

### Verification

- Update and extend riscv-tests repository
- Every instruction has its own set of dedicated tests
- Multiple self-verifying benchmarks implemented
- Additional tests from external company
- Cl integrated on GitHub

### Software eco-system

- LLVM compiler + SPIKE updated more than once to follow specs update
- Vector intrinsics support Still in evolution from RISC-V community!
- Verilator (open-source) to simulate the system
- Initial support for auto-vectorization







### **Evaluation**

### Benchmarks

- Linear Algebra, math: fmatmul, fconv2d, jacobi2d, dotp, exp, log, cos
- Routing Algorithm: pathfinder
- DSP: fft, dwt
- ML: softmax, roi\_align, dropout
- AWB, spmv, ReLu, ... : not in the analysis

### Throughput

- vs. number of lanes
  (2, 4, 8, 16)
- vs. vector length
  - (4, 8, 16, 32, 64, 128 elements)

How scalar core and memory system influence performance?









### **Evaluation**

### Benchmarks

- LA: fmatmul, fconv2d, jacobi2d, dotp, exp
- RA: pathfinder
- DSP: fft, dwt
- ML: softmax, roi\_align, dropout

### Throughput

- vs. number of lanes
- vs. vector length

How scalar core and memory system influence performance?

### Physical implementation

- PPA metrics
- Efficiency study
- Scaling analysis









- Up to 32 DP-FLOP/cycle
  - With 16 Lanes
- FP-matmul
  - A[N][N] \* B[N][N]





- Up to 32 DP-FLOP/cycle
  - With 16 Lanes
- FP-matmul
  - A[N][N] \* B[N][N]
  - X-axis: Matrix Size N



### Increasing arithmetic intensity!



Performance (FLOP/cycle)

- Up to **32 DP-FLOP/cycle**
- With 16 Lanes
- FP-matmul

•

- A[N][N] \* B[N][N]
- X-axis: Matrix Size N
- Always computation-bound











Performance (FLOP/cycle)

- Up to 32 DP-FLOP/cycle
  - With 16 Lanes
- FP-matmul
  - A[N][N] \* B[N][N]
  - X-axis: Matrix Size N
  - Always computation-bound
- Longer vector, better performance
  - Amortize setup time for V instruction
- Amortize CVA6 non-idealities





### Issue-rate limitation

- There is another intrinsic limitation to performance
- Issue-rate limitation:
  - 4-element vector
  - 4-lane Ara (4 FPUs)
  - Max Throughput = 1 vfmacc/cycle
  - To reach full performance, Ara would need 1 vfmacc per cycle!

### BUT, in the best case:

1 vfmacc every 3 cycles







// Loop kernel is a sequence of: // bump pointer add addr, 8 // load scalar from mtx A ld x, @addr // issue vfmacc vfmacc v0, v1, x



Issue-rate limitation hits short/medium-vectors

Longer vectors hide CVA6's non-ideal issue-rate latency

i.e., with longer vectors, Ara does not starve





### **RVV 0.5**:

- 2 instructions for vector-• scalar operation
- Issue-rate: 1/5 cycles

### RVV 1.0:

- 1 instruction for vector-• scalar operation
- Issue-rate: 1/4 cycles •



**ETH** zürich ALMA MATER STUDIORUM Università di Bologna

### Software



Kernel	Domain	Format	Compute bound	Mask	Slide	Stride Mem	Idx Mem	Reduction	Max Perf [DP-FLOP/cycle]
matmul	Linear Algebra, ML	FP64 <i>,</i> int64	Y	N	N	N	N	N	1×2.0×L
conv2d	Signal Processing, ML	FP64, int64	Y	N	Y	Ν	N	N	1×2.0×L
dotproduct	Linear Algebra	FP64, int64	Y	N	N	Ν	N	Y	1×0.5×L*
jacobi2d	Stencil	FP64	Y	Ν	Y	Ν	N	Ν	1×1×1.0×L
dropout	ML	FP32	Ν	Y	Ν	Ν	N	Ν	2 × 0.25 × L
fft	Signal Processing,	FP32	Y	Y	Y	N	Y	N	2 × 5/4 × L
dwt	Signal Processing,	FP32	N	N	N	Y	N	N	2 × 0.5 × L
pathfinder	Routing Algorithm	int32	N	Y	N	Ν	N	N	2 × 1.0 × L
exp	Scientific, ML	FP64	Y	Ν	Ν	Ν	N	Ν	1×28/21×L
softmax	ML	FP32	Y	Ν	Ν	Ν	N	Y	2 × 32/25 × L
roi-align	ML	FP32	N	N	Ν	Ν	N	Ν	2 × 3/5 × L





uting aboratori

93

### Software



Kernel	Domain	Format	Compute bound	Mask	Slide	Stride Mem	ldx Mem	Reduction	Max Perf [DP-FLOP/cycle]
matmul	Linear Algebra, ML	FP64 <i>,</i> int64	Y	N	N	N	N	N	1×2.0×L
conv2d	Signal Processing, ML	FP64, int64	Y	N	Y	N	N	N	1×2.0×L
dotproduct	Linear Algebra	FP64, int64	Y	N	N	Ν	N	Y	1×0.5×L*
jacobi2d	Stencil	FP64	Y	Ν	Y	Ν	N	Ν	1×1×1.0×L
dropout	ML	FP32	Ν	Y	Ν	Ν	N	Ν	2 × 0.25 × L
fft	Signal Processing	FP32	Y	Y	Y	N	Y	N	2 × 5/4 × L
dwt	Signal Processing	FP32	N	N	N	Y	N	N	2 × 0.5 × L
pathfinder	Routing Algorithm	int32	N	Y	N	N	N	N	2 × 1.0 × L
exp	Scientific, ML	FP64	Y	Ν	Ν	Ν	N	Ν	1×28/21×L
softmax	ML	FP32	Y	Ν	Ν	Ν	N	Y	2 × 32/25 × L
roi-align	ML	FP32	N	Ν	Ν	Ν	N	Ν	2 × 3/5 × L





-uture Computing \_aboratory



## **Throughput ideality**

### Benchmark performance analysis

- Throughput ideality = Throughput/Max\_Throughput
- It measures **degree of ideality of** the **Ara** system **for that kernel** from 0% to 100%
- Throughput ideality strongly depends on number of lanes and vector length
- >50% of performance on average from 16 Elements/Lane on
- >75% of performance from 8 Elements/Lane for highly intensive kernels (fmatmul, fconv2d, ~jacobi2d)







### Raw Throughput Ideality









Throughput ideality - Byte/Lane ratio

Throughput ideality i.e., actual/ideal performance Measure of how ideally Ara behaves

- The longer the vector, the better the throughput ideality (until peak)
- How long is a "sufficiently long" vector?
- Performance ideality correlated with Byte/Lane ratio (~Element/Lane)
- Same computational efficiency with 2\*L? Our vector should be as twice as long
- i.e., to double performance, we need a longer vector too











## Performance analysis

Ara2 suffers from short/medium vector performance loss

Who to blame?
 CVA6?
 Memory System?
 Vector accelerator?

### Analyze three systems

- CVA6 + Scalar I/D\$ + Ara
  - Show limitations due to the whole system
- CVA6 + Ideal I/D\$ + Ara
  - Show limitations due to CVA6 and Ara
- Ideal CVA6 + Ideal I/D\$ + Ara
  - Show limitations due to Ara







## Performance analysis

Ara2 suffers from short/medium vector performance loss

Who to blame?
 CVA6?
 Memory System?
 Vector accelerator?

### Analyze three systems

- CVA6 + Scalar I/D\$ + Ara
  - Show limitations due to the whole system
- CVA6 + Ideal I/D\$ + Ara
  - Show limitations due to CVA6 and Ara
- Ideal CVA6 + Ideal I/D\$ + Ara
  - Show limitations due to Ara





## CVA6 influence on performance

Ideal dispatcher does not improve performance much! (2-lane Ara, 8-element vector)

Almost **no performance** gain **for long vectors** (2-lane Ara, 128-element vector)





2-Lane Ara - 128 Elements





## CVA6 influence on performance

16 lanes, 128 elements case

Correlation with D\$ misses even more evident



16-Lane Ara - 128 Elements









## CVA6 influence on performance

The performance gain should be attributed to the ideal caches, and not to the ideal CVA6!

All three kernels rely on scalar forwarding from scalar to vector core!

D\$ misses heavily affect performance!

fmatmul, fconv2d

- Source and destination separated in memory
- Problem: cache line/bus size

### jacobi2d:

- Iterative algorithm
- Elements written by vector store get read back from the scalar core (from the D\$!)
- Problem: scalar cache





16-lane Ara, 8 Elements/Lane







## Scalar D\$ influence on performance

- 16 Lanes, fmatmul, n = 16
- Throughput ideality vs.
  - AXI data-width
  - D\$ line-width

ALMA MATER STUDIORUM Università di Bologna

**ETH** zürich









## Main performance drivers

Absolute **fmatmul** performance of a **4-lane Ara** 

- Different performance drivers for different sizes
- Orange and violet are merged gains
- Huge CVA6 impact with short vectors only
- Caches play a role for medium vectors
- Long vectors are already at their peak
- Issue-Rate limitation does not hold for ideal CVA6, but holds for the real system!









# Ara wants more Computational Power









### Ara wants more Computational Power





## Single core vs. Multi core

- Increase Byte/Lane ratio with Multi-Core?
- Exploit second dimension!







## Single core vs. Multi core system

16 FPU system in different flavors

- 1C16L: one 16-lane Ara
- 8C2L: eight 2-lane Ara

**ETH** zürich

### e.g., 32x32x32 matmul performance

32 elements processed by a single 16-lane Ara under-utilize the system's resources (2 Elm/Lane)

Eight 2-lane Aras exploit the second dimension of the matrix to speed up the computation (16 Elm/Lane)

The issue-rate limitation does not exist for 8C2L

ALMA MATER STUDIORUM Università di Bologna

### Overcome the Issue Rate Limitation

fmatmul - 16 FPUs







## **Physical Implementation**

- GF22 FDX FD-SOI
- SS frequency: 950 MHz
- TT frequency: 1.35 GHz

ALMA MATER STUDIORUM

- Efficiency: 37.8 DP-GFLOPS/W
  - 1.35GHz, fp-matmul

**ETH** zürich










### **Physical Implementation**











### **Physical Implementation**









# Physical Implementation – Scaling up

- Scale up with the number of lanes
- Flat flow for #L > 8









#### **PPA Metrics**



ARAV2 (ARAV1)	2 LANES	4 LANES	8 LANES	16 LANES*
SS Frequency [MHz]	950 (920)	960 (930)	940 (870)	860 (780)
TT Frequency [GHz]	1.35 (1.25)	1.35 (1.25)	1.35 (1.17)	1.26 (1.04)
Die Area (mm2)	0.588	0.953	1.876	4.47
Cell+Macro Area (mm2)	0.455 (0.443)	0.734 (0.683)	1.346 (1.174)	2.559 (2.136)
Macro Area (mm2)	0.111	0.153	0.235	0.4
Peak Efficiency	34.1 (35.6)	37.7 (37.8)	35.7 (39.9)	30.3 (40.8)

- \*Simplified Mask Unit
- Improved SS, TT frequency
- Smaller die, slightly higher Cell+Macro area (with added functionality)
- Same efficiency up to 4 lanes, then the trend is different
- RVV 0.5 gains in efficiency until 16 lanes
- Efficiency peak at 4 lanes for RVV 1.0 design





#### Area breakdown



Area [kGE]	2L	4L	8L	16L	16L*
CVA6	894	896(1.0×)	906 (1.0×)	904 (1.0×)	904 (1.0×)
Lane	612	617 (1.0×)	626 (1.0×)	628 (1.0×)	573 (0.9×)
Dispatcher	16	17 (1.1×)	19(1.1×)	23 (1.2×)	20(1.1×)
Sequencer	14	15 (1.1×)	17(1.2×)	29 (1.6×)	29 (1.6×)
MASKU	38	97 (2.5×)	300 (3.1×)	1105 (3.7×)	442 (1.5×)
ADDRGEN	35	36(1.0×)	44 (1.2×)	59 (1.3×)	60(1.4×)
VLDU	15	45 (3.0×)	212 (4.7×)	1286 (6.1×)	1135 (5.4×)
VSTU	8	21(2.8×)	64 (3.1×)	332 (5.2×)	342 (5.3×)
New SLDU	24	48 (2.0×)	94 (2.0×)	196 (2.1×)	190(2.1×)
Old SLDU	39	131(3.4×)	577 (4.4×)	2900 (5.0×)	2860 (5.0×)





# uArch optimization: Slide Unit

SLDU made scaling up to 16 lanes impossible

• Exponential growth after P&R

Area [kGE]	2L	4L	8L	16L
Old SLDU	39	131 (3.4×)	577 (4.4×)	2900 (5.0×)

All-to-all byte connections scale ~L^2

Do we need to support whichever slide amount?







# uArch optimization: Slide Unit

SLDU made scaling up to 16 lanes impossible

Exponential growth ۲

Area [kGE]	2L	4L	8L	16L
New SLDU	24	48 (2.0×)	94 (2.0×)	196 (2.1×)
Old SLDU	39	131 (3.4×)	577 (4.4×)	2900 (5.0×)

All-to-all byte connections scale ~L^2

Do we need to support whichever slide amount?

Solution

- Support only power-of-2 slide amounts
- Either reshuffle OR slide







Slide Unit - Area Scaling Comparison











- 4 Lanes
- FP-matmul computational loop









#### 11% power to CVA6

- 4 Lanes
- FP-matmul computational loop









>80% power to the Lanes

- 4 Lanes
- FP-matmul computational loop









- 4 Lanes
- FP-matmul computational loop









~30% Buffering

- 4 Lanes
- FP-matmul computational loop









55% Actual Computation

- 4 Lanes
- FP-matmul computational loop





# **Energy Efficiency**

Boost energy efficiency

- Clock-gate unused CVA6 memory banks, VRF banks
- Operand-gate the SIMD multipliers
- Clock-gate the SIMD multipliers when not used

```
Ara 4 Lanes, fmatmul
A[128][128] x [128][1KiB] = C[128][1KiB]
```

Fmt	Eff	
fp64	37.74	DP-FLOPS/W
fp32	90.04	SP-FLOPS/W
fp16	195.86	HP-FLOPS/W
int64	38.32	DP-GOPS/W
int32	85.26	SP-GOPS/W
int16	180.56	HP-GOPS/W
int8	376.04	BP-GOPS/W







#### Improve small-size matmul?

#### Default algorithm

- Example: 32x32x32 fp32-matmul (4\*32) output tile
   4-Lane Ara
- 4 scalar loads (D\$ misses)
- 4 vmacc instructions
   (4 setup time, issue-rate limitation)
- 4 Elements/Lane -> 16 B/Lane











#### Improve small-size matmul?

#### Matrix algorithm

- Example: 32x32x32 fp32-matmul (4\*32) output tile
   8-Lane Ara
- 0 scalar loads (no D\$ misses)
- 1 mmacc instruction (1 setup time)
- 32 Elements/Lane -> 64 B/Lane





Improve small-size matmul?

Default algorithm vs. Optimized Matrix algorithm



#### Peak of 2x performance for small problems!!





125

Matmul Utilization (4 Lanes)

Trial on 2, 4, 8 lanes – No frequency loss, negligible area impact

What about **Energy Efficiency**? 4-lane Ara example



#### Peak of +75% EE improvement on small problems!







### **SoA** Comparison

- Vitruvius+
  - 8-lane processor
  - ~ Max frequency for 8 Lanes
  - ~ IPC on jacobi2d, matmul, pathfinder
  - Unfair power comparison (no scalar core? No caches? How data are generated?)
- Vicuna
  - int-only RVV1.0
  - ~ utilization on matmul
  - FPGA only PPA metrics
- Hwacha
  - ~ utilization on matmul
  - Chip-level Power, hard to compare







# Yun: Ara's in tsmc65

- Yun tsmc65
- Ara 4 Lanes
- SoC Architecture
  - Ara System
  - 64 KiB SRAM Memory
  - JTAG + Debug Module
  - Double-precision FPU
  - Die area: 6 mm2
  - Frequency: ~250 MHz
- Already tested: it works!







# What's further?

- OS support
  - Virtual memory
    - Re-use CVA6's MMU
    - Separate TLB for V accesses?
  - Context switch
    - Restrict V core to one process only
    - Faster context switch
  - Exceptions
    - Extensive debug









# What's further?

- Matrix Extension
  - Load matrices instead of vectors
  - Decouple Scalar-Vector processors
    - Bypass D\$!
  - Increase #operations/#instruction ratio
    - Pay less start-up time cycles
  - Reduce VRF accesses







### What's further?

- Ara OpenPITON PolAra
- Ara in real multi-core environment
- Optimizing matmul on L2-sparse memory hierarchy





https://github.com/openhwgroup/core-v-polara-apu/tree/openpiton\_polara





# **Project goals**

- Expand benchmark pool with heterogeneous applications for high-dimensional workloads
  - > Extended benchmark pool with heterogeneous set of kernels and program to stress different units of Ara2
  - > Performance analysis for each kernel and degree of ideality w.r.t. the maximum achievable
- ✓ Update Ara from RISC-V V v0.5 to the most recent RISC-V Vector ISA (v0.9)
  - > Ara updated to RISC-V V v1.0 frozen
  - Added RVV features missing from AraV1 (e.g., int- and fp-reductions)
- ✓ Develop uArchitecture to improve IPC, Performance, Energy Efficiency
  - > uArchitectural optimization (e.g., SLDU optimization) to scale up to 8 and 16 lanes
  - > Exploration of new ISA extension to speed up transformer models
  - > Transprecision FPU down to 16 bit, ready to host 16alt and 8-bit formats
  - > Higher performance (frequency), same Energy Efficiency for smaller Ara instances
- Address coherence problem between Ara and Ariane
  - Added coherence and memory ordering engine
- ✓ HW/SW interface mixing intrinsics, hand-optimized macros, vector compilation
  - > Compiler support with RVV intrinsics
  - > Benchmark pool and optimized programs with intrinsics, hand-optimized macros, and possibly auto-vectorization









### **Publications**

#### Published:

ASAP 2022 Conference

Title: A "New Ara" for Vector Computing:

An Open Source Highly Efficient RISC-V V 1.0 Vector Processor Design

Authors: Matteo Perotti, Matheus Cavalcante, Nils Wistoff, Renzo Andri, Luca Benini

Link: https://ieeexplore.ieee.org/abstract/document/9912071

#### Work in progress:

IEEE Journal TCOMP







# Thank you!







# EFCL Project Timeline, WPs, Milestones

# **A**

#### Year 1

WP1: Workload analysis and benchmarking

Select target sensors and key algorithms - develop a **benchmark suite** with **performance targets** for **key application kernels** used in multi-dimensional sensor processing and fusion for consumer devices.

WP2: uArch design and exploration of instruction extensions

Moving from ARAv1 develop the new micro-architecture supporting the standard ISA and evaluate the impact in HW cost and performance benefits of instruction extensions targeted to the workloads in WP1.

Milestones: workload and benchmark analysis, version 0.1 of Ara2 with performance profiling

#### Year 2

WP3: uArch opt and implementation

Moving from version 0.1 the goal is to **develop an optimized microarchitecture**, design with a **target frequency in the GHz range** and support for the ISA extension explored in WP2. The design will **emphasize scalability** to large lane count **and high energy efficiency**. **PPA** of the resulting design will be **assessed** 

WP4: design space exploration, sw environment, open-source release The main goal of this WP is to verify the design of VP4, provide software support (intrinsics, optimized libraries, preliminary support for vectorization). An open-source release of HW and SW will be prepared with documentation.

Milestones: version 1.0 of Arav2 with instruction extensions and PPA analysis, open source release of HW and SW





135

# Often need for more buffering space





aboratory



# Vector Register File (VRF) – LO buffer









#### VRF – LO buffer





#### Memory

Program (matmul)

Matrix A Matrix **B** Matrix C







Pointers

Housekeeping

138

#### SIMD computation – tackle the VNB









139

#### SIMD computation – tackle the VNB



Housekeeping

Memory

Program (matmul)

Matrix A Matrix B Matrix C







#### Why Vector?

- Reduce Von-Neumann Bottleneck
- Higher buffering capabilities
- Vector length agnostic, reduced ISA

```
Vector Addition
C[i]=A[i]+B[i]
// Scalar code
for (int i = N; i > 0; --i) {
    ld a
    ld b
    add(c, a, b)
    st c
    // bump pointers
```

}









#### Why Vector?

**ETH** zürich

- Reduce Von-Neumann Bottleneck
- Higher buffering capabilities
- Vector length agnostic, reduced ISA

#### **Vector Addition** C[i]=A[i]+B[i]// Scalar code for (int i = N; i > 0; --i) { ld a ld b add(c, a, b) st c

// bump pointers

}

#### // Vector code for (int vl = get\_vl(N); N > 0; N -= vl) { vld va vld vb vadd(vc, va, vb) vst vc // bump pointers and get vl }



# Example of vector code

#### Why Vector?

- Reduce Von-Neumann Bottleneck
- Higher buffering capabilities
- Vector length agnostic, reduced ISA





Vector Addition

#### C[i]=A[i]+B[i]





# Example of vector code

#### Why Vector?

- Reduce Von-Neumann Bottleneck
- Higher buffering capabilities
- Vector length agnostic, reduced ISA

#### Lower pressure on memory! Less power required!





Vector Addition

#### C[i]=A[i]+B[i]






### RVV < 1.0 - SLEN parameter

#### RVV < 1.0

- VLEN: size of a single vector register (bits)
- SLEN: size of a chunk of a vector register in a lane (bits)
- SEW: single element width (bits)
- SLEN = VLEN/#Lanes
- Lane-friendly
- Successive elements in successive lanes













### RVV 1.0 - No SLEN parameter

#### RVV 1.0

- VLEN: size of a single vector register (bits)
- SEW: single element width (bits)
- VRF Byte layout == Memory Byte layout
- Non Lane-friendly

Widening instructions become a problem

 During a widening, elements would need to be moved across lanes

To ease widening instructions, we mimick an SLEN parameter. But we need to be able to reconstruct the vector as if it was buffered without SLEN!







## Byte mapping (memory – VRF)







147

# Byte mapping (memory – VRF)







Ara VRF





2 Byte/element



#### ... vld v0, (Memory) ...

MAPPING

v0 (EW16)

#### v0 (VRF, inside VU1.0)







#### Ara VRF



Vector with 1 elements

vld v0, (Memory)

MAPPING

v0 (EW8)

1 Byte/element



#### v0 (VRF, inside VU1.0)





 $\mathcal{O}$ 

150

Ara VRF





## Reshuffle (undisturbed policy)

- New data-width in the destination and tail elements exposed?
  - Reshuffle destination with new encoding!
  - Byte mapping is preserved!







t

## Reshuffle (undisturbed policy)

- New data-width in the destination and tail elements exposed?
  - Reshuffle destination with new encoding!
  - Byte mapping is preserved!
- Reshuffle injected when needed







153

t

## Reshuffle (undisturbed policy)

- New data-width in the destination and tail elements exposed?
  - Reshuffle destination with new encoding!
  - Byte mapping is preserved!
- Reshuffle injected when needed



# Scalar Core + Caches effect on performance

- Replace CVA6 with ideal dispatcher
  - FIFO with V instructions
  - Ideal issue rate
  - Narrow lines on plot







# Scalar Core + Caches effect on performance

- Replace CVA6 with ideal dispatcher
  - FIFO with V instructions
  - Ideal issue rate

ALMA MATER STUDIORUM Università di Bologna

- Narrow lines on plot
- Show CVA6 + \$
  non-idealities

**ETH** zürich





# Scalar Core + Caches effect on performance

- Replace CVA6 with ideal dispatcher
  - FIFO with V instructions
  - Ideal issue rate
  - Narrow lines on plot
- Show CVA6 + \$
  non-idealities

**ETH** zürich

Show VU1.0 non-idealities

ALMA MATER STUDIORUM Università di Bologna







- dotp benchmark (chained vmul, vredsum)
  - Varying vector length in Byte

	Cycle Count (#)									
	64 B	512 B	4096 B							
2 Lanes	23	51	275							







- dotp benchmark (chained vmul, vredsum)
  - Varying vector length in Byte

Performance:	C	Performance				
26% on ideal	64 B	512 B	4096 B	94% on ideal		
2 Lanes	23	51	275			

Longer vectors == Higher Efficiency!!





ALMA MATER STUDIORUM Università di Bologna



- **dotp** benchmark (chained **vmul**, **vredsum**)
  - Varying vector length in Byte 0
  - Varying vector element size: 8-bit / 64-bit 0

	C			
	64 B	512 B	4096 B	
2 Lanes	25 / 23	55 / 51	279 / 275	
16 Lanes	40	96 8-bit Elen	nents 512	64-bit Elements

Cycle count almost independent on element size

8-bit elements == ~8x the throughput of 64-bit elements







- dotp benchmark (chained vmul, vredsum)
  - Varying vector length in Byte
  - Varying vector element size: 8-bit / 64-bit
  - Varying number of lanes

 Cycle Count (#)

 64 B
 512 B
 4096 B

 2 Lanes
 25 / 23
 55 / 51
 279 / 275

**16 Lanes** 33 / 32 36 / 32 64 / 60

High overhead by inter-lanes reduction phase

for shorter vectors or more lanes









- dotp benchmark (chained vmul, vredsum)
  - Varying vector length in Byte
  - Varying vector element size: 8-bit / 64-bit
  - Varying number of lanes

 Cycle Count (#)

 64 B
 512 B
 4096 B

 2 Lanes
 25 / 23
 55 / 51
 279 / 275

**16 Lanes** 33 / 32 36 / 32 64 / 60

High overhead by inter-lanes reduction phase

for shorter vectors or more lanes









## Barber's Pole layout

#### Ara RVV 0.5

Barber's Pole layout to speed up operand fetch

Ara RVV 1.0 No Barber's Pole

e.g., on matmul

- Small positive effect on short/medium vectors
  - No bank conflicts upon first operands fetch
- Small negative effect on medium/long vectors
  - More bank conflicts on different instructions

					• • •													
	8	9	10	11	12	13	14	15		13	14	15	8	9	10	11	12	
$v_3$	0	1	2	3	4	5	6	7		5	6	7	0	1	2	3	4	
<i>v</i> <sub>2</sub>	8	9	10	11	12	13	14	15		14	15	8	9	10	11	12	13	
	0	1	2	3	4	5	6	7		6	7	0	1	2	3	4	5	
	8	9	10	11	12	13	14	15		15	8	9	10	11	12	13	14	
$v_1$	0	1	2	3	4	5	6	7		7	0	1	2	3	4	5	6	
v <sub>0</sub>	8	9	10	11	12	13	14	15		8	9	10	11	12	13	14	15	
	0	1	2	3	4	5	6	7		0	1	2	3	4	5	6	7	
Bank	0	1	2	3	4	5	6	7		0	1	2	3	4	5	6	7	
(a) Without "barber's pole" shift. (b) With "barber's pole" shift.																		

M. Cavalcante et. Al, "Ara: A 1 GHz+ Scalable and Energy-Efficient RISC-V Vector Processor with Multi-Precision Floating Point Support in 22 nm FD-SOI"

#### Barber's Pole Layout Performance Effect





## Multi-core performance, throughput, efficiency

- System with 16 FPUs
- Example: 8C2L = 8 (Ara+CVA6) instances





