Surface Chemical Tuning of Phonon and Electron Transport in Free-Standing Silicon Nanowire Arrays

Ying Pan,† Ye Tao,‡ Guangzhao Qin,§ Yuriy Fedoryshyn,∥ Shyamprasad N. Raja,† Ming Hu,§,⊥ Christian L. Degen,‡ and Dimos Poulikakos*,†

†Laboratory of Thermodynamics in Emerging Technologies, Department of Mechanical and Process Engineering, ETH Zürich, Sonneggstrasse 3, 8092 Zürich, Switzerland
‡Laboratory for Solid State Physics, Department of Physics, ETH Zürich, Otto-Stern-Weg 1, 8093 Zürich, Switzerland
§Institute of Mineral Engineering, Division of Materials Science and Engineering, RWTH Aachen University, Mauerstrasse 5, 52064 Aachen, Germany
∥Institute of Electromagnetic Fields, Department of Information Technology and Electrical Engineering, ETH Zürich, Gloriastrasse 35, 8092 Zürich, Switzerland
⊥Aachen Institute for Advanced Study in Computational Engineering Science (AICES), RWTH Aachen University, Mauerstrasse 5, 52062 Aachen, Germany

Supporting Information

ABSTRACT: We report electronic and phononic transport measurements of monocrystalline batch-fabricated silicon nanowire (SiNW) arrays functionalized with different surface chemistries. We find that hydrogen-terminated SiNWs prepared by vapor HF etching of native-oxide-covered devices show increased electrical conductivity but decreased thermal conductivity. We used the kinetic Monte Carlo method to solve the Boltzmann transport equation and also numerically examine the effect of phonon boundary scattering. Surface transfer doping of the SiNWs by cobaltocene or decamethylocobaltocene drastically improves the electrical conductivity by 2 to 4 orders of magnitude without affecting the thermal conductivity. The results showcase surface chemical control of nanomaterials as a potent pathway that can complement device miniaturization efforts in the quest for more efficient thermoelectric materials and devices.

KEYWORDS: Silicon nanowires, surface transfer doping, electron and phonon transport

Thermoelectric energy conversion is an important energy technology that can directly utilize available thermal energy sources, such as solar,¹,² and can complement existing traditional energy conversion systems to improve the overall efficiency. An even more readily available source of thermal energy is fossil fuel-based heat engines, which operate usually below and often far below 50% efficiency.³ The remaining energy is lost to the environment as low-grade heat that is difficult to harvest by conventional means. One promising route for harnessing such low-temperature (a few 100 °C above the ambient) thermal resources is through thermoelectric devices⁴ that directly convert thermal energy into electricity, a most desirable form of energy for its easy transportation, distribution, and usage.

The application of thermoelectric devices is currently limited by their efficiency, which is described by the dimensionless material figure of merit ZT,⁵

\[ ZT = \frac{S^2 \sigma T}{\kappa_L + \kappa_e} \]  

where \( S \) is the Seebeck coefficient, \( \sigma \) is the electrical conductivity, \( T \) is the temperature, and \( \kappa_L \) and \( \kappa_e \) are, respectively, the lattice and electron thermal conductivity. An ideal thermoelectric material with a high thermoelectric figure of merit, \( ZT \), should be simultaneously an electrical conductor and a thermal insulator.⁶ This conflicting requirement poses a material challenge in the quest to increase \( ZT \); optimization of one conductivity can adversely affect the other, due to their strong interdependencies.⁷

Over the past decade, the most successful approach to enhancing \( ZT \) has been through device component miniaturization into the deep nanometer range (10¹–10² nm).⁸–¹¹ This approach reduces lattice conductivity without significantly altering electronic conductivity.¹²,¹³ Semiconducting nanowires in this size range (such as those made of silicon) display a thermal conductivity that is 2 orders of magnitude lower than...
the bulk value.\textsuperscript{12–15} While promising, further decrease in the diameter runs into technical barriers in fabrication and scalability, as well as fundamental limitations in material stability, quality, and the discreteness of matter.\textsuperscript{16} Parallel approaches complementary to miniaturization are clearly needed for further improvements.

A distinguishing characteristic common to all nanoscale devices is their increased surface-to-volume ratio. It is reasonable to postulate that with interface atoms now constituting a substantial fraction of the total volume, their chemical state can become a principal determinant of device properties. In fields as diverse as photovoltaics,\textsuperscript{17,18} field-effect sensors,\textsuperscript{19–22} and nanomechanics,\textsuperscript{23–27} atomic-precision surface chemical control provides up to orders of magnitude improvements in the respective figures of merit. The simple removal of a 1 nm surface native SiO$_2$, for instance, improves electron transport in silicon nanomembranes.\textsuperscript{28–32} Kiloertz- and megahertz-frequency phonon lifetimes in diamond and silicon nanomechanical resonators similarly show up to an order of magnitude improvement when surface chemistry is changed at the monolayer level.\textsuperscript{23–27} The effect of surface chemical treatments on phonon transport, however, remains an open question. In light of the extreme sensitivity of electron transport in nanomaterials to the surface condition, a parallel, simultaneous investigation of phonon transport is clearly needed.

Here, we explore this inadequately exploited handle for thermoelectrics. We perform temperature-dependent measurements of the electrical and thermal conductivities of silicon nanowire (SiNW) arrays after successive surface chemical functionalization treatments. This study was enabled by the batch fabrication of devices with monolithically integrated free-standing SiNWs and by the cleanliness and gentleness of gas-phase processing techniques.\textsuperscript{27,33,34}

We choose two prototypical modifications of the silicon surface as model procedures: hydrogen-termination following the removal of surface native oxide and n-type surface charge transfer doping. We measure an immediate increase in electrical conductivity by 1 order of magnitude with a concurrent decrease in thermal conductivity following vapor HF removal of surface native oxide from as-fabricated samples. Furthermore, the electrical conductivity increases by a further 2–4 orders of magnitude when surface charge transfer dopants are applied, in situ, via gas-phase sources to the oxide-free SiNWs. This improvement in electrical transport takes place in the absence of marked changes in thermal conductivity. These results demonstrate that surface chemical tuning is a viable pathway and also a complementary approach to size-miniaturization in the push for high-performance thermoelectric nanostructured materials.

![Figure 1](image.png)

**Figure 1.** Suspended SiNWs integrated on device. (a) Schematic overview of the measurement device with integrated SiNWs used in thermoelectric measurements. The device consists of heating and sensing pads supported by a U-shaped silicon outer frame. The right insets show interdigitated heating and sensing pads (b) bridged by suspended SiNWs (c). Pt coils (PRT) were deposited as heater on the heating pad to create a temperature gradient along the SiNWs. They are also used as resistance thermometers for both pads. A gold layer was patterned as electrodes for electrical conductivity measurements. The color code is as follows: silicon (gray), silicon dioxide (green), electrodes (gold), PRT (white). (d–f) Representative scanning electron micrographs of free-standing SiNWs. The SiNWs are typically 200 ± 5 nm in width, 600 ± 10 nm in height, and 4 ± 0.1 µm in length. The scale bars are 1 mm (a) and 2 µm (d–f).
deposited via shadow evaporation. Details of the fabrication procedure are provided in the Supporting Information (SI).

Up to \(\sim 10^5\) single crystalline silicon nanowires (SiNWs) with identical dimensions are patterned by e-beam lithography and inductively coupled plasma etching into the top silicon epilayer, while maintaining monolithic contact with the two pads (Figure 1b,c). The term monolithic contacts means that the SiNWs constitute bridges between two micrometer-sized pads with the SiNWs and pads all being part of the same single crystal silicon structure. This method circumvents both thermal and electrical contact resistances and their effects in measurement accuracy.\(^{13,35}\) Figure 1d–f shows SEM images of SiNWs with identical dimensions. Figure 1e shows that the SiNWs are inside a tapered groove formed during a thinning step of the top silicon layer. The particular geometry (54.7°) is caused by the anisotropy of the alkaline etchant on masked device Si(100). Figure 1f is a view of the end of an array digit (nanowire row), where anisotropic wet etching of a corner in a previous fabrication step caused negligibly few SiNWs to be unintentionally singly clamped. This is shown for completeness. But clearly, such small defects have no influence on the accuracy of the results (note that only 16 ± 2 nanowires are single supported while the same row contains 5000).

The sensing pad was mechanically and thermally anchored to the sample holder (SB2438001, Global Chip Materials, Inc.) with conductive silver paste and a 3 mm × 2 mm piece of a diced silicon chip serving as a raised platform. After wire bonding, the sample was loaded onto the coldfinger of a flow cryostat (Janis Research ST-100) for the measurements. Details of the measurement procedure are described in the SI.

N-type surface charge transfer doping of a bulk silicon crystal has only recently been demonstrated in an X-ray photoelectron spectroscopy-based study.\(^{33}\) The transfer doping process whereby electrons are transferred from the electron-rich dopant, decamethylcobaltocene Co(Cp)\(_2\), to the silicon surface can be understood with the aid of the energy level band diagrams of silicon and of Co(Cp)\(_2\) (Figure 2a). Two sketches, both referenced to the vacuum level \(E_{\text{vac}}\), are shown. The one on the left depicts the energy levels of pure silicon and Co(Cp)\(_2\) before any interaction has taken place. The one on the right shows changes in the energy levels when the two systems in contact are allowed to come into equilibrium. Silicon has an electron affinity of about 4.0 eV.\(^{33}\) That is, the conduction band minimum (CBM) lies 4.0 eV below \(E_{\text{vac}}\). The ionization energy \(E_{\text{vac}} - E_{\text{HOMO}}\) of Co(Cp)\(_2\) is measured to be about 3.3 eV for the Co(Cp)\(_2\) molecule.\(^{56}\) Hence, electrons flow from the highest occupied molecular orbital (HOMO) of Co(Cp)\(_2\) into the silicon conduction band upon contact.

The electrons added to silicon and the positive ions in the form of [Co\(^+\)](Cp)\(_2\) set up a space charge region that results in an downward band bending, as shown schematically in Figure 2b. The Fermi level \(E_F\) of silicon moves toward CBM and the charge transfer saturates when the two Fermi levels converge, such that an equal number of electrons and holes (ions) populate the silicon and Co(Cp)\(_2\)/[Co\(^+\)](Cp)\(_2\) sides of the interface.

We have investigated the interaction of SiNWs with gas-phase decamethylcobaltocene Co(Cp)\(_2\) or with the lighter analogue, cobaltocene Co(Cp)\(_2\). Figure 2b shows four different experiments involving dopant identity, dopant source temperature, and SiNW surface chemistry as variables. The SiNW samples were held at 203.15 K under high vacuum (\(1 \times 10^{-6}\) mbar). The valve separating the dopant source from the sample chamber was opened and the electrical resistance of the SiNWs was measured as a function of dopant exposure time.

The electrical resistance decreases sharply, by 3 orders of magnitude, when hydrogen-terminated SiNWs (light orange curve) are exposed to Co(Cp)\(_2\) (2.3 \(\times 10^{-4}\) mbar). The curve displays exponential behavior with a time constant of 4.8 s (SI). Noise at low resistance values are due to instrumental digital noise because the lock-in amplifier’s time constant was not changed during the acquisition. With Co(Cp)\(_2\) as the dopant, one observes much slower kinetics (dark orange curve) when the source is kept at room temperature (dopant vapor pressure below background). Heating the source to yield a chamber pressure of 1 \(\times 10^{-3}\) mbar accelerates the process (green curve). Finally, exposure to Co(Cp)\(_2\) produces a negligible effect on the resistance of a native oxide-covered SiNWs sample (gray curve).

The data in Figure 2b are consistent with surface charge transfer doping of silicon by Co(Cp)\(_2\) and Co(Cp)\(_2\). With increasing vapor pressure, more molecules per unit time can physisorb onto the surface due to an increase in collision frequency. Thus, the observed variation in doping kinetics as a function of vapor pressure reflects the prerequisite for physical adhesion of the dopant molecule in the doping process. We have performed additional control experiments to show that the
electrical resistance can be reversibly modulated by cycles of heated dopant desorption and redeposition (SI). The lack of effect on native-oxide-covered SiNWs (SiO\textsubscript{2}−SiNWs) shows that an increase in conductance is not due to a conformal coating of a conductive layer and that intimate, barrierless contact between dopant molecules and the silicon core is necessary. The dramatic drops in electrical resistance of the absorption/reaction curves are thus the experimental signature of n-type transfer doping of SiNWs by Co(Cp\textasteriskcentered\textsubscript{2})\textsubscript{2} and Co(Cp\textsubscript{2}). We proceeded to measure the electrical and thermal conductivities of SiNWs as a function of temperature and of different surface chemistries (Figure 3). Measurements were conducted in high vacuum and in the dark to suppress gas-phase thermal conductance and photoconductivity effects\textsuperscript{37,38}. Data for two typical samples are shown, one involving Co(Cp\textsubscript{2})\textsubscript{2} doping (Figure 3a,b) and the other involving Co(Cp\textasteriskcentered\textsubscript{2})\textsubscript{2} (Figure 3c,d).

Each sample was measured in three surface chemical states. A first round of measurements took place on as-fabricated SiNWs cleaned by 5 min of 600 W oxygen plasma ashing. The samples were then stripped of their surface native oxide in vapor HF and pumped down to high vacuum with about 5 min of transport through ambient atmosphere. After this second measurement, the sample was subjected, without breaking vacuum, to in situ charge transfer doping and measured again. After the three sets of measurements, the entire SiNW arrays were removed by fracturing with mechanical agitation. The background thermal conductance of the U-shaped frame (Figure 1) was then measured to enable isolating the conductance due to the SiNWs. Electrical transport data show that oxygen plasma-treated SiNWs resulted in electrical conductivities that are consistent with the specified device layer resistivity of the SOI wafer (>1000 Ohm-cm). Subsequent vapor HF exposure increased electrical conductivity by roughly 1 order of magnitude. This behavior is in line with reported literature results\textsuperscript{28–32} and is attributed to decreased charge trapping following removal of a defect-rich Si−SiO\textsubscript{2} interface. HF-etched samples are also known to become n-doped by the Si−H surface termination. Although the exact mechanism is not fully understood, atmospheric moisture has been suggested to play a role,\textsuperscript{28} perhaps due to charge transfer doping by adsorbed water molecules.\textsuperscript{29} Strikingly, exposure of the oxide-free SiNWs to Co(Cp\textsubscript{2})\textsubscript{2} or Co(Cp\textasteriskcentered\textsubscript{2})\textsubscript{2} leads to further enhancement of $\sigma$ by up to 4 orders of magnitude in selected temperature ranges. We attribute this behavior to the injection of electrons into the silicon crystal by charge transfer doping.\textsuperscript{33} Together, the data confirm that surface chemistry can be used as a powerful tool to enhance electron transport.

Thermal conductivity data collected in parallel with the above electrical measurements show that the room-temperature values are consistent with previously reported values for nanomembranes.\textsuperscript{40,41} Our values are slightly lower because of the change from two-dimensional (2D) planar to 1D nanowire geometry. Furthermore, we find that thermal conductivity is sensitive to surface conditions. Vapor HF treatment of native-oxide-covered SiNWs can reduce their thermal conductivity by up to 50%. Deposition of the charge transfer dopants on the surface only minimally affects the $\kappa$ values. Any slight drop of $\kappa$ following surface transfer doping could be due to slight increases in surface roughness following the physisorption of a foreign species.

We have explored several potential explanations for the observations in thermal conductivity. One possible cause is the roughening of SiNW surface during vapor HF etching in the presence of air. Surface roughness has been shown to decrease thermal conductivity by increasing phonon boundary scattering rates.\textsuperscript{32,43} AFM analysis of silicon wafer surfaces etched under the same conditions as those used on the SiNW samples shows an increase in rms surface roughness from 0.3 to 0.6 nm (SI). Other causes may include the creation of phonon scattering centers at the surface following HF treatment. We currently have limited understanding of the exact structure of HF-treated

![Figure 3](image-url)
The geometry of the simulated SiNW is constructed exactly as presented in the experiments (Figure 1). Phonon bundles are emitted from the left hot wall and annihilated at the right cold wall. During the transit, they can be intrinsically scattered due to a finite lifetime and scattered by the surface boundaries. The heat flux density reconstructed from the advection of phonon bundles is shown in Figure 4a.

We model the surface boundaries with three surface scattering states, that is, fully diffusive \((p = 0)\), perfectly smooth \((p = 1)\), and with intermediate reflectivity \((p = 0.5)\), where \(p\) is the probability for specular reflection (specularity parameter). Note that previous work has shown that it takes more than the specularity parameter alone to obtain better agreement between modeling and experiments; the rms roughness, correlation length, and power spectral density will also play a role.\(^{42}\) The exact dependence of the specularity parameter \(p\) on the detailed surface roughness is currently an unresolved issue.\(^{55,56}\) Nevertheless, the specularity parameter method is believed to provide useful trends for comparison with experiments. The temperature-dependent thermal conductivity of SiNW obtained from KMC simulations is plotted in Figure 4b. We find that increase in diffusive scattering decreases the thermal conductivity.

We further plot the normalized cumulative thermal conductivity with respect to the mean free path (MFP) in the nanostructured SiNW at different temperatures (Figure 4c). Compared with bulk silicon, we find that the effective MFP in nanostructured SiNW is decreased due to the more diffusive phonon transport caused by additional surface boundary scattering.

Comparing experimental and computational results, the measured thermal conductivities of silicon nanowires are smaller than the computational result. The reason is attributed to two aspects: (1) the phonon information (both phonon dispersion and lifetime) in nanostructured SiNWs is fundamentally different from that in the bulk. Although the phonon dispersion will not change markedly when the size of SiNWs goes up to 200 nm, the effect of the finite size is still
possibly responsible for the difference, especially for the phonon lifetime. Recent studies from both ab initio and classical potential approaches show that the largest MFP of phonons in bulk Si could reach a couple of microns and such long MFP phonons contribute significantly to the total thermal conductivity as we recently reported,\(^\text{57}\) which clearly suggests that the SiNWs with thickness of the order of a few hundred nanometers could still be affected. Using the phonon information of bulk silicon for simulations in nanostructures might cause some systematic inaccuracy, leading to the discrepancies. This possibility cannot be checked easily because the size of the experimental samples is far larger than what can be currently handled with first-principles calculations.\(^\text{58,59}\)

The measured thermal conductivity could be possibly affected by additional defects unavoidable in experiments, such as grain boundaries and impurity atoms, whereas the KMC/BTE simulation assumes pristine monocrystalline SiNWs. Even though the substrate SOI device layer is nominally single-crystalline, the fabrication process of SOI wafers involve mechanical thinning and polishing of the top device silicon layer that is known to induce damage and defects that can be nucleation sites for dislocations.\(^\text{60}\) It has also been shown experimentally that measured thermal conductivity of SOI silicon films below 1.6 \(\mu\)m are below theoretically predicted values.\(^\text{61}\) Such observations were attributed to a higher concentration of defects in the device layer. It should thus be accepted that this type of effect always exists in real experiments and it is difficult to precisely quantify. To a certain extent, it is therefore plausible to also expect such phenomena in SiNWs fabricated from SOI wafers. Despite such discrepancies, the general trends of the thermal conductivity as a function of temperature are consistent for measured (Figure 3b,d) and computed (Figure 4b) results. In particular, both experiment and simulation shows that the effect of increasing diffusive scattering is more pronounced at low temperatures compared to higher temperatures.

In summary, we have experimentally and computationally investigated the effect of surface chemical modification on the transport of electrons and phonons in silicon nanowire arrays with cross-sectional dimensions in the hundreds of nanometers. We found that removing the native oxide layer by vapor-phase-hydrofluoric-acid etching improves electrical conductivity and suppresses thermal conductivity. Subsequent surface transfer doping by the electron-rich dopants cobaltocene and decamethylcobaltocene drastically amplifies this effect. An up to 4 orders of magnitude increase in electrical conductivity was achieved with a slight drop of thermal conductivity compared to vapor HF-treated SiNWs. By the combined effects of vapor HF etching and charge transfer doping, we were able to independently tune the thermal and electrical conductivities of SiNW arrays toward improved thermoelectric performance. A further investigation of the scope of such tunability will require separating the contributions of carrier mobility and carrier concentration to the measured electrical conductivity and elucidating the relationship between carrier mobility and lattice thermal conductivity. We project even more dramatic effects with increased surface-to-volume ratio in thinner SiNWs shown to exhibit optimal ZT.\(^\text{13,35,42,62}\) Our study establishes that carefully optimizing the surface chemistry of nanoscale materials is an important step and a powerful approach toward more efficient thermoelectric materials and devices.